CMOS Pll Synthesizers: Analysis and Design

Sofort lieferbar | Lieferzeit: Sofort lieferbar I

162,50 €*

Alle Preise inkl. MwSt | Versandkostenfrei
ISBN-13:
9780387236681
Erscheinungsdatum:
01.11.2004
Seiten:
216
Autor:
Keliu Shu
Gewicht:
558 g
Format:
246x162x17 mm
Serie:
783, The Springer International Eng
Sprache:
Englisch
Beschreibung:

Thanks to the advance of semiconductor and communication technology, the wireless communication market has been booming in the last two decades. It evolved from simple pagers to emerging third-generation (3G) cellular phones. In the meanwhile, broadband communication market has also gained a rapid growth. As the market always demands hi- performance and low-cost products, circuit designers are seeking hi- integration communication devices in cheap CMOS technology. The phase-locked loop frequency synthesizer is a critical component in communication devices. It works as a local oscillator for frequency translation and channel selection in wireless transceivers and broadband cable tuners. It also plays an important role as the clock synthesizer for data converters in the analog-and-digital signal interface. This book covers the design and analysis of PLL synthesizers. It includes both fundamentals and a review of the state-of-the-art techniques. The transient analysis of the third-order charge-pump PLL reveals its locking behavior accurately. The behavioral-level simulation of PLL further clarifies its stability limit. Design examples are given to clearly illustrate the design procedure of PLL synthesizers. A complete derivation of reference spurs in the charge-pump PLL is also presented in this book. The in-depth investigation of the digital CA modulator for fractional-N synthesizers provides insightful design guidelines for this important block.
This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly. This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.
Frequency Synthesizer for Wireless Applications.- PLL Frequency Synthesizer.- ?? Fractional-N PLL Synthesizer.- Enhanced Phase Switching Prescaler.- Loop Filter with Capacitance Multiplier.- Other Building Blocks of PLL.- Prototype Measurement Results.- Conclusions.

Kunden Rezensionen

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.